FreeCbb · FPGA IP and Verilog Generator

Browse configurable FPGA IP cores, choose parameters and generate Verilog.

• NthOne

  A combinational nth set-bit selector with LSB-first priority, found, onehot and index outputs.